Asynchronous RNG output
The first and the second entries are designed in a way that all components are clocked by CLK. These ones are straightforward. However, the parameter Kd can be even, which results sensitivity to jitter bad.
Another variant is possible, to allow Kd can be odd. It is …